


# UltraZohm Carrier Board

For more information visit: [www.ultrazohm.com](http://www.ultrazohm.com)



U\_Block\_Diagram  
Block\_Diagram.SchDoc


U\_Power\_Supply\_Input  
Power\_Supply\_Input.SchDoc

U\_Power\_Supply\_1  
Power\_Supply\_1.SchDoc


U\_Power\_Supply\_2  
Power\_Supply\_2.SchDoc

PG\_Module

### Mounting holes SoM




### Fiducials



### design information, revision number, ...

LOGO1



Serial1  
Serial  
Serialnumber 6,3 x 6.3mm

UZ Logo

Title CarrierBoard\_TopSheet.SchDoc

Revision: 04

Design Engineer: A. Geiger & E. Liegmann

Project: UltraZohm\_CarrierBoard.PrjPcb

**UltraZohm**







[www.ultrazohm.com](http://www.ultrazohm.com)

Date: 11.03.2021

Sheet 1 of 36



The 5th digital socket is not full connected with FPGA pins. DIG\_00...DIG05 and DIG\_24...DIG\_29 of this socket can be used externally via this connector.





PLI\_AnL\_SPI  
 • CS\_A3  
 • CS\_A2  
 • CS\_A1  
 • MOSI  
 • CLK


The other signals are assigned in J4


Title Board2Board.SchDoc	
Revision: 04	Design Engineer: A. Geiger & E. Liegmann
Project: UltraZohm_CarrierBoard.PrjPcb	


**UltraZohm**  
[www.ultrazohm.com](http://www.ultrazohm.com)  
 Date: 11.03.2021  
 Sheet 2 of 36



Title J1.SchDoc		
Revision: 04	Design Engineer: A. Geiger & E. Liegmann	
Project: UltraZOhm_CarrierBoard.PrjPcb		
		<a href="http://www.ultrazohm.com">www.ultrazohm.com</a> Date: 11.03.2021 Sheet 3 of 36



Title J2.SchDoc		
Revision: 04	Design Engineer: A. Geiger & E. Liegmann	
Project: UltraZohm_CarrierBoard.PrjPcb		
		<a href="http://www.ultrazohm.com">www.ultrazohm.com</a> Date: 11.03.2021 Sheet 4 of 36



Title J3.SchDoc	
Revision: 04	Design Engineer: A. Geiger & E. Liegmann
Project: UltraZOhm_CarrierBoard.PrjPcb	

**UltraZohm**  
[www.ultrazohm.com](http://www.ultrazohm.com)  
 Date: 11.03.2021  
 Sheet 5 of 36





A  
B  
C  
D

1


2

3

4



SS5-80-3.50-L-D-K-TR


Title J4.SchDoc		
Revision: 04	Design Engineer: A. Geiger & E. Liegmann	
Project: UltraZohm_CarrierBoard.PrjPcb		
		<a href="http://www.ultrazohm.com">www.ultrazohm.com</a> Date: 11.03.2021 Sheet 6 of 36

1

2


3

4




Title Signal_Distribution.SchDoc	
Revision: 04	Design Engineer: A. Geiger & E. Liegmann
Project: UltraZOhm_CarrierBoard.PrjPcb	

**UltraZohm**  
[www.ultrazohm.com](http://www.ultrazohm.com)  
 Date: 11.03.2021  
 Sheet 7 of 36



Note: The net labels do not float but altium says that they do because the nets are not connected to a pin




place the resistor 22R termination resistors near to signal source

Collective\_FAULT goes to all sockets

Title Analog_Interface.SchDoc		<b>UltraZohm</b> <a href="http://www.ultrazohm.com">www.ultrazohm.com</a>	
Revision: 04	Design Engineer: A. Geiger & E. Liegmann		
Project: UltraZohm_CarrierBoard.PrjPcb		Date: 11.03.2021	
		Sheet 9 of 36	





Note: The net labels do not float but altium says that they do because the nets are not connected to a pin

ANL\_SPI\_CSB Pin53 and 54 are shorted to be compatible with previous versions of CB see forum and issue #88 for more information


Collective\_FAULT goes to all sockets

place the resistor 22R termination resistors near to signal source


Title Analog_Interface.SchDoc	
Revision: 04	Design Engineer: A. Geiger & E. Liegmann
Project: UltraZOhm_CarrierBoard.PrjPcb	

<b>UltraZohm</b>
<a href="http://www.ultrazohm.com">www.ultrazohm.com</a>
Date: 11.03.2021
Sheet 9 of 36





Note: The net labels do not float but altium says that they do because the nets are not connected to a pin




place the resistor 22R termination resistors near to signal source

Title Analog_Interface.SchDoc		<b>UltraZohm</b> <a href="http://www.ultrazohm.com">www.ultrazohm.com</a>	
Revision: 04	Design Engineer: A. Geiger & E. Liegmann		
Project: UltraZOhm_CarrierBoard.PrjPcb		Date: 11.03.2021	
		Sheet 9 of 36	









### BANK 0 @ 1.8V

U4AA











### BANK 1 @ 3.3V

U4AB




Title Digital_Interface.SchDoc		
Revision: 04	Design Engineer: A. Geiger & E. Liegmann	
Project: UltraZOhm_CarrierBoard.PrjPcb		
Date: 11.03.2021		
Sheet 8 of 36		



Title Digital_Interface.SchDoc		 <a href="http://www.ultrazohm.com">www.ultrazohm.com</a>
Revision: 04	Design Engineer: A. Geiger & E. Liegmann	
Project: UltraZOhm_CarrierBoard.PrjPcb		
Date: 11.03.2021		
Sheet 8 of 36		








### BANK 0 @ 1.8V

U4CA



### BANK 1 @ 3.3V


U4CB



Title Digital_Interface.SchDoc		 <a href="http://www.ultrazohm.com">www.ultrazohm.com</a>
Revision: 04	Design Engineer: A. Geiger & E. Liegmann	
Project: UltraZOhm_CarrierBoard.PrjPeb		
Date: 11.03.2021		
Sheet 8 of 36		









### BANK 0 @ 1.8V

U4DA



### BANK 1 @ 3.3V


U4DB



Title Digital_Interface.SchDoc		
Revision: 04	Design Engineer: A. Geiger & E. Liegmann	
Project: UltraZOhm_CarrierBoard.PrjPcb		
Date: 11.03.2021		
Sheet 8 of 36		








### BANK 0 @ 1.8V

U4EA



### BANK 1 @ 3.3V



U4EB



Title Digital_Interface.SchDoc		 <a href="http://www.ultrazohm.com">www.ultrazohm.com</a>
Revision: 04	Design Engineer: A. Geiger & E. Liegmann	
Project: UltraZOhm_CarrierBoard.PrjPcb		
Date: 11.03.2021		
Sheet 8 of 36		

Collective\_D\_FLT[1..5] Collective D FLT[1..5]

Collective\_A\_FLT[1..3] Collective A FLT[1..3]



testpoint for test purposes to force a collective fault error with an external 3.3V probe





Note: The collective fault goes to the bidirectional level shifter that's why altium throws a warning (I/O against output)

Title Collective_FAULT_logic.SchDoc	
Revision: 04	Design Engineer: A. Geiger & E. Liegmann
Project: UltraZOhm_CarrierBoard.PrjPcb	

<b>UltraZohm</b>
<a href="http://www.ultrazohm.com">www.ultrazohm.com</a>
Date: 11.03.2021
Sheet 10 of 36








Title CPLD_Programming.SchDoc		<b>UltraZohm</b> <a href="http://www.ultrazohm.com">www.ultrazohm.com</a>	
Revision: 04	Design Engineer: A. Geiger & E. Liegmann		
Project: UltraZohm_CarrierBoard.PrjPcb		Date: 11.03.2021	
		Sheet 13 of 36	

Place ac-coupling caps close to source


10nF decoupling for CLK

Be careful with TX and RX connections




Title GTH.SchDoc		<b>UltraZohm</b> <a href="http://www.ultrazohm.com">www.ultrazohm.com</a>	
Revision: 04	Design Engineer: A. Geiger & E. Liegmann		
Project: UltraZOhm_CarrierBoard.PrjPcb		Date: 11.03.2021	
		Sheet 14 of 36	



## Bidirectional Level Shifting 1.8V to 3.3V



## Unidirectional level Shifting 1.8V to 3.3V



Title LevelShifting.SchDoc		UltraZohm <a href="http://www.ultrazohm.com">www.ultrazohm.com</a>	
Revision: 04	Design Engineer: A. Geiger & E. Liegmann		
Project: UltraZohm_CarrierBoard.PrjPcb		Date: 11.03.2021	
		Sheet 11 of 36	




Title Pilot_Line.SchDoc	
Revision: 04	Design Engineer: A. Geiger & E. Liegmann
Project: UltraZOhm_CarrierBoard.PrjPcb	


<b>UltraZohm</b>
<a href="http://www.ultrazohm.com">www.ultrazohm.com</a>
Date: 11.03.2021
Sheet 12 of 36



## Bidirectional Level Shifting 1.8V to 3.3V



## SD Card Connector



Title SD\_Card.SchDoc

Revision: 04

Design Engineer: A. Geiger & E. Liegmann

Project: UltraZohm\_CarrierBoard.PrjPcb

**UltraZohm**


[www.ultrazohm.com](http://www.ultrazohm.com)

Date: 11.03.2021


Sheet 31 of 36




**JTAG-Interface**  
**JTAG/UART header ('XMOD FTDI JTAG Adapter'-compatible) for access to MPSoC module**




**Isolated SPI-Interface**




**PJTAG-Interface (optional)**  
**ARM JTAG**




**2x Isolated CAN-Interface**



**PS\_GPIOs for Front Panel**




**Isolated External GPIO Interface**  
**USB Pins on Header (not compiled)**  
**Feature is (isoGPIO XOR USB)**




**SPI, UART, I2C-Interface (from Processor System)**

**SPI, UART and I2C Connector @ 3.3V level**




**Bidirectional Level Shifting 1.8V to 3.3V**



Title XMOD.SchDoc		<b>UltraZohm</b> <a href="http://www.ultrazohm.com">www.ultrazohm.com</a>	
Revision: 04	Design Engineer: A. Geiger & E. Liegmann		
Project: UltraZohm_CarrierBoard.PrjPcb			
		Date: 11.03.2021	
		Sheet 15 of 36	


### LV side      Isolated side




2pol Pin-Header for debugging purposes  
(or do not place CAN PHY chip on-board  
and use RXD and TXD externally)


MAX14878AWE+

CAN Connector




### Isolated Power Supply



Title isoCAN.SchDoc		
Revision: 04	Design Engineer: A. Geiger & E. Liegmann	
Project: UltraZOhm_CarrierBoard.PrjPcb		
Date: 11.03.2021		
Sheet 16 of 36		


### LV side      Isolated side




2pol Pin-Header for debugging purposes  
(or do not place CAN PHY chip on-board  
and use RXD and TXD externally)


MAX14878AWE+

CAN Connector




### Isolated Power Supply




Title isoCAN.SchDoc			
Revision: 04	Design Engineer: A. Geiger & E. Liegmann		<a href="http://www.ultrazohm.com">www.ultrazohm.com</a>
Project: UltraZOhm_CarrierBoard.PrjPcb			Date: 11.03.2021
			Sheet 16 of 36




### Level Shifting 1.8V to 3.3V



### LV side




### Isolated side





take ADUM4402 if SoC acts as SPI slave  
alternative pin-compatible part: Texas Instruments ISO7741DW

### SPI Connector





### Isolated Power Supply



Title isoSPI.SchDoc		
Revision: 04	Design Engineer: A. Geiger & E. Liegmann	
Project: UltraZohm_CarrierBoard.PrjPcb		
Date: 11.03.2021		www.ultrazohm.com
Sheet 17 of 36		

## Bidirectional Level Shifting 1.8V to 3.3V



Title LevelShiftingXMOD.SchDoc		<b>UltraZohm</b> <a href="http://www.ultrazohm.com">www.ultrazohm.com</a>	
Revision: 04	Design Engineer: A. Geiger & E. Liegmann		
Project: UltraZOhm_CarrierBoard.PrjPcb			
Date: 11.03.2021 Sheet 23 of 36			

1

2

3

4

A

A

B


B


C

C

D

D



Title DiagLEDs.SchDoc			
Revision: 04	Design Engineer: A. Geiger & E. Liegmann		<a href="http://www.ultrazohm.com">www.ultrazohm.com</a>
Project: UltraZOhm_CarrierBoard.PrjPcb			Date: 11.03.2021
			Sheet 22 of 36

1

2

3

4

1

2

3

4

A

A

B


B


C

C

D

D



Title DiagLEDs.SchDoc			
Revision: 04	Design Engineer: A. Geiger & E. Liegmann		<a href="http://www.ultrazohm.com">www.ultrazohm.com</a>
Project: UltraZOhm_CarrierBoard.PrjPcb			Date: 11.03.2021
			Sheet 22 of 36

1

2

3

4

1

2

3

4

A

A

B


B


C

C

D

D



Title DiagLEDs.SchDoc			
Revision: 04	Design Engineer: A. Geiger & E. Liegmann		<a href="http://www.ultrazohm.com">www.ultrazohm.com</a>
Project: UltraZOhm_CarrierBoard.PrjPcb			Date: 11.03.2021
			Sheet 22 of 36

1

2

3

4

1

2

3

4

A

A

B


B


C

C

D

D








Title DiagLEDs.SchDoc		
Revision: 04	Design Engineer: A. Geiger & E. Liegmann	
Date: 11.03.2021		
Project: UltraZOhm_CarrierBoard.PrjPcb		Sheet 22 of 36

1


2

3

4



Title FrontPanel.SchDoc		UltraZohm <a href="http://www.ultrazohm.com">www.ultrazohm.com</a>	
Revision: 04	Design Engineer: A. Geiger & E. Liegmann		
Project: UltraZOhm_CarrierBoard.PrjPcb		Date: 11.03.2021	
		Sheet 24 of 36	



**B. Transistor current source**

Happily, it is possible to make a very good current source with a transistor (Figure 2.31). It works like this: applying  $V_B$  to the base, with  $V_B > 0.6$  V, ensures that the emitter is always conducting:

$$V_E = V_B - 0.6 \text{ volts.}$$

So


$$I_E = V_E / R_E = (V_B - 0.6 \text{ volts}) / R_E.$$

But, since  $I_E \approx I_C$  for large beta,


$$I_C \approx (V_B - 0.6 \text{ volts}) / R_E, \quad (2.5)$$

independent of  $V_C$ , as long as the transistor is not saturated ( $V_C \gtrsim V_E + 0.2$  volts).


Two methods to drive the external LED



**Figure 2.9.** Driving an LED from a "logic-level" input signal, using an *npn* saturated switch and series current-limiting resistor.




**Figure 2.31.** Transistor current source: basic concept.

Title LED_external.SchDoc		 <a href="http://www.ultrazohm.com">www.ultrazohm.com</a>
Revision: 04	Design Engineer: A. Geiger & E. Liegmann	
Project: UltraZOHm_CarrierBoard.PrjPcb		
		Date: 11.03.2021
		Sheet 25 of 36







**B. Transistor current source**

Happily, it is possible to make a very good current source with a transistor (Figure 2.31). It works like this: applying  $V_B$  to the base, with  $V_B > 0.6$  V, ensures that the emitter is always conducting:

$$V_E = V_B - 0.6 \text{ volts.}$$

So


$$I_E = V_E / R_E = (V_B - 0.6 \text{ volts}) / R_E.$$

But, since  $I_E \approx I_C$  for large beta,


$$I_C \approx (V_B - 0.6 \text{ volts}) / R_E, \quad (2.5)$$

independent of  $V_C$ , as long as the transistor is not saturated ( $V_C \gtrsim V_E + 0.2$  volts).

Two methods to drive the external LED



**Figure 2.9.** Driving an LED from a "logic-level" input signal, using an *npn* saturated switch and series current-limiting resistor.




**Figure 2.31.** Transistor current source: basic concept.

Title LED_external.SchDoc	
Revision: 04	Design Engineer: A. Geiger & E. Liegmann
Project: UltraZOHm_CarrierBoard.PrjPcb	

<b>UltraZohm</b>
<a href="http://www.ultrazohm.com">www.ultrazohm.com</a>
Date: 11.03.2021
Sheet 25 of 36





**B. Transistor current source**

Happily, it is possible to make a very good current source with a transistor (Figure 2.31). It works like this: applying  $V_B$  to the base, with  $V_B > 0.6$  V, ensures that the emitter is always conducting:

$$V_E = V_B - 0.6 \text{ volts.}$$

So


$$I_E = V_E / R_E = (V_B - 0.6 \text{ volts}) / R_E.$$

But, since  $I_E \approx I_C$  for large beta,


$$I_C \approx (V_B - 0.6 \text{ volts}) / R_E, \quad (2.5)$$

independent of  $V_C$ , as long as the transistor is not saturated ( $V_C \gtrsim V_E + 0.2$  volts).


Two methods to drive the external LED




**Figure 2.9.** Driving an LED from a "logic-level" input signal, using an *npn* saturated switch and series current-limiting resistor.



**Figure 2.31.** Transistor current source: basic concept.

Title LED_external.SchDoc		
Revision: 04	Design Engineer: A. Geiger & E. Liegmann	
Project: UltraZOHm_CarrierBoard.PrjPcb		
		www.ultrazohm.com Date: 11.03.2021 Sheet 25 of 36



**B. Transistor current source**

Happily, it is possible to make a very good current source with a transistor (Figure 2.31). It works like this: applying  $V_B$  to the base, with  $V_B > 0.6$  V, ensures that the emitter is always conducting:

$$V_E = V_B - 0.6 \text{ volts.}$$

So


$$I_E = V_E / R_E = (V_B - 0.6 \text{ volts}) / R_E.$$

But, since  $I_E \approx I_C$  for large beta,


$$I_C \approx (V_B - 0.6 \text{ volts}) / R_E, \quad (2.5)$$

independent of  $V_C$ , as long as the transistor is not saturated ( $V_C \gtrsim V_E + 0.2$  volts).

Two methods to drive the external LED



**Figure 2.9.** Driving an LED from a "logic-level" input signal, using an *npn* saturated switch and series current-limiting resistor.





**Figure 2.31.** Transistor current source: basic concept.


Title LED_external.SchDoc	
Revision: 04	Design Engineer: A. Geiger & E. Liegmann
Project: UltraZOHm_CarrierBoard.PrjPcb	


<b>UltraZohm</b>
<a href="http://www.ultrazohm.com">www.ultrazohm.com</a>
Date: 11.03.2021
Sheet 25 of 36







Title External_IO_Protection.SchDoc		
Revision: 04	Design Engineer: A. Geiger & E. Liegmann	
Date: 11.03.2021		
Project: UltraZOhm_CarrierBoard.PrjPcb		Sheet 20 of 36



Title External_IO_Protection.SchDoc		
Revision: 04	Design Engineer: A. Geiger & E. Liegmann	
Project: UltraZOhm_CarrierBoard.PrjPcb		
		<a href="http://www.ultrazohm.com">www.ultrazohm.com</a> Date: 11.03.2021 Sheet 20 of 36



Title External_IO_Protection.SchDoc		
Revision: 04	Design Engineer: A. Geiger & E. Liegmann	
Project: UltraZOhm_CarrierBoard.PrjPcb		
		<a href="http://www.ultrazohm.com">www.ultrazohm.com</a> Date: 11.03.2021 Sheet 20 of 36

1

2

3

4

A

A

B


B


C

C

D

D



Title External_IO_Protection.SchDoc		
Revision: 04	Design Engineer: A. Geiger & E. Liegmann	
Date: 11.03.2021		
Project: UltraZOhm_CarrierBoard.PrjPcb		Sheet 20 of 36




1

2


3

4

# LV side Bidirectional Level Shifting 1.8V to 3.3V Isolated & protected side



## Isolated Power Supply




Title isoGPIO.SchDoc		<b>UltraZohm</b> <a href="http://www.ultrazohm.com">www.ultrazohm.com</a>	
Revision: 04	Design Engineer: A. Geiger & E. Liegmann		
Project: UltraZOhm_CarrierBoard.PrjPcb		Date: 11.03.2021	Sheet 18 of 36




# IO Protection with TVS-Diode and PTC-Resistor

## Unidirectional level Shifting 1.8V to 3.3V




DIR = High = A->B  
 DIR = Low = A<-B


## LV side




## Isolated side





had to use 4 instances, because repeat in repeat block is not supported





## Inputs & Outputs isolated & protected




Title LevelShifting_Isolation.SchDoc			
Revision: 04	Design Engineer: A. Geiger & E. Liegmann		<a href="http://www.ultrazohm.com">www.ultrazohm.com</a>
Project: UltraZOhm_CarrierBoard.PrjPcb			Date: 11.03.2021
			Sheet 19 of 36





Title External_IO_Protection.SchDoc		
Revision: 04	Design Engineer: A. Geiger & E. Liegmann	
Project: UltraZOhm_CarrierBoard.PrjPcb		
		<a href="http://www.ultrazohm.com">www.ultrazohm.com</a> Date: 11.03.2021 Sheet 20 of 36




Title External_IO_Protection.SchDoc		<b>UltraZohm</b> <a href="http://www.ultrazohm.com">www.ultrazohm.com</a>	
Revision: 04	Design Engineer: A. Geiger & E. Liegmann		
Project: UltraZOhm_CarrierBoard.PrjPcb			
		Date: 11.03.2021	Sheet 20 of 36




Title External_IO_Protection.SchDoc		
Revision: 04	Design Engineer: A. Geiger & E. Liegmann	
Date: 11.03.2021		
Project: UltraZOhm_CarrierBoard.PrjPcb		Sheet 20 of 36



Title External_IO_Protection.SchDoc		
Revision: 04	Design Engineer: A. Geiger & E. Liegmann	
Date: 11.03.2021		
Project: UltraZOhm_CarrierBoard.PrjPcb		Sheet 20 of 36

# IO Protection with TVS-Diode and PTC-Resistor


## Unidirectional level Shifting 1.8V to 3.3V





DIR = High = A->B  
 DIR = Low = A<-B

## LV side


## Isolated side




had to use 4 instances, because repeat in repeat block is not supported



## Inputs & Outputs isolated & protected



Title LevelShifting_Isolation.SchDoc		
Revision: 04	Design Engineer: A. Geiger & E. Liegmann	
Date: 11.03.2021		
Project: UltraZOhm_CarrierBoard.PrjPcb		
Sheet 19 of 36		

1

2

3

4

A

A

B


B


C

C

D

D




Title External_IO_Protection.SchDoc		
Revision: 04	Design Engineer: A. Geiger & E. Liegmann	
Date: 11.03.2021		
Project: UltraZOhm_CarrierBoard.PrjPcb		Sheet 20 of 36


1

2


3


4





Title External_IO_Protection.SchDoc		
Revision: 04	Design Engineer: A. Geiger & E. Liegmann	
Date: 11.03.2021		
Project: UltraZOhm_CarrierBoard.PrjPcb		Sheet 20 of 36





Title External_IO_Protection.SchDoc		<b>UltraZohm</b> <a href="http://www.ultrazohm.com">www.ultrazohm.com</a>	
Revision: 04	Design Engineer: A. Geiger & E. Liegmann		
Project: UltraZOhm_CarrierBoard.PrjPcb			
		Date: 11.03.2021	Sheet 20 of 36




Title External_IO_Protection.SchDoc		
Revision: 04	Design Engineer: A. Geiger & E. Liegmann	
Date: 11.03.2021		
Project: UltraZOhm_CarrierBoard.PrjPcb		Sheet 20 of 36

# IO Protection with TVS-Diode and PTC-Resistor



## Unidirectional level Shifting 1.8V to 3.3V

## LV side

## Isolated side



had to use 4 instances, because repeat in repeat block is not supported



## Inputs & Outputs isolated & protected



Title LevelShifting_Isolation.SchDoc		
Revision: 04	Design Engineer: A. Geiger & E. Liegmann	
Date: 11.03.2021		
Project: UltraZOhm_CarrierBoard.PrjPcb		
		Sheet 19 of 36

1

2

3

4

A

A

B


B

C

C

D

D




Title External_IO_Protection.SchDoc		<b>UltraZohm</b> <a href="http://www.ultrazohm.com">www.ultrazohm.com</a>	
Revision: 04	Design Engineer: A. Geiger & E. Liegmann		
Project: UltraZOhm_CarrierBoard.PrjPcb			
		Date: 11.03.2021	Sheet 20 of 36

1


2


3


4




Title External_IO_Protection.SchDoc		<b>UltraZohm</b> <a href="http://www.ultrazohm.com">www.ultrazohm.com</a>	
Revision: 04	Design Engineer: A. Geiger & E. Liegmann		
Project: UltraZOhm_CarrierBoard.PrjPcb			
		Date: 11.03.2021	Sheet 20 of 36




Title External_IO_Protection.SchDoc		
Revision: 04	Design Engineer: A. Geiger & E. Liegmann	
Date: 11.03.2021		
Project: UltraZOhm_CarrierBoard.PrjPcb		Sheet 20 of 36




Title External_IO_Protection.SchDoc		
Revision: 04	Design Engineer: A. Geiger & E. Liegmann	
Date: 11.03.2021		
Project: UltraZOhm_CarrierBoard.PrjPcb		Sheet 20 of 36

Notes: preferred to use 2x 22µF/50V capacitors at Vin, but this design uses 35V caps due to worse availability at distributors.  
 Datasheet: recommended minimum input capacitance is 22 µF (including derating) ceramic with voltage rating at least 25% higher than the maximum applied input voltage for the application.

EN-Pin:  
 Connecting this pin to GND disables the device. Connecting this pin to a voltage higher than 1.18V typ. (but <6.5V) or leaving it floating enables the device. This pin can be used in order to set an external UVLO through a resistor divider. If this pin is left floating the device is always on.




power supply for:  
 - Trenz module (PL\_1V8, PS\_1V8, ...)



power supply for:  
 - digital and analog sockets  
 - SD-Card  
 - Ethernet  
 - CAN

power supply for:  
 - digital and analog sockets

recommendation from datasheet for VOUT = 3.3V:  
 VOUT - 10k - 3k16 - GND




The delay time between the power supplies U10 U11 and U12 is determined by R88 C122 R95 and C123.  
 The delay time can be estimated as follows:  $t_{on} = -\tau \cdot \ln(1 - (U_{en}/U_{max}))$   
 $\tau = R \cdot C$   
 $U_{en} = 1.27V$   
 $U_{max} =$  output voltage of prior stage (e.g. 3V3)  
 Since the input current of the EN pin is about 21µA the real delay time is a bit longer than the calculated value. With the values above there is a delay of about 5ms.

Title Power_Supply_1.SchDoc	
Revision: 04	Design Engineer: A. Geiger & E. Liegmann
Project: UltraZOhm_CarrierBoard.PrjPcb	

 <a href="http://www.ultrazohm.com">www.ultrazohm.com</a>		
		Date: 11.03.2021
		Sheet 28 of 36







bank power supply with jumper selectable  
(place near to Trenz module!)


- power supply for:
- CPLD Banks
  - I2C Level Shifter
  - Ethernet
  - SD-Card Level Shifter
  - JTAG Programmer
  - CAN Transceiver
  - SPI, UART, I2C-Interface Level Shifter
  - Isolated SPI Level Shifter
  - Isolated GPIO Level Shifter

power good signal from Trenz module  
to enable banks and peripherals after  
module is supplied sufficiently





Title Power_Supply_2.SchDoc		
Revision: 04	Design Engineer: A. Geiger & E. Liegmann	
Project: UltraZOHm_CarrierBoard.PrjPcb		
Date: 11.03.2021		www.ultrazohm.com
Sheet 29 of 36		




Title Power_Supply_1V8.SchDoc		
Revision: 04	Design Engineer: A. Geiger & E. Liegmann	
Date: 11.03.2021		
Project: UltraZohm_CarrierBoard.PrjPcb		


**UltraZohm**  
[www.ultrazohm.com](http://www.ultrazohm.com)  
 Date: 11.03.2021  
 Sheet 30 of 36




Title Power_Supply_1V8.SchDoc		
Revision: 04	Design Engineer: A. Geiger & E. Liegmann	
Date: 11.03.2021		
Project: UltraZOHm_CarrierBoard.PrjPcb		
Sheet 30 of 36		

Switch on current limitation    Short Circuit Protection    Reverse Polarity Protection    Overvoltage Protection



Title Power_Supply_Input.SchDoc		
Revision: 04	Design Engineer: A. Geiger & E. Liegmann	
Project: UltraZOhm_CarrierBoard.PrjPcb		
Date: 11.03.2021		www.ultrazohm.com
Sheet 27 of 36		



Title GTR.schdoc	
Revision: 04	Design Engineer: A. Geiger & E. Liegmann
Project: UltraZOhm_CarrierBoard.PrjPcb	

<b>UltraZohm</b>
<a href="http://www.ultrazohm.com">www.ultrazohm.com</a>
Date: 11.03.2021
Sheet 34 of 36



1

2

3

4

A

A

B

B

C

C

D


D

1

2

3

4



Title GTR.schdoc	
Revision: 04	Design Engineer: A. Geiger & E. Liegmann
Project: UltraZOhm_CarrierBoard.PrjPcb	

<b>UltraZohm</b>
<a href="http://www.ultrazohm.com">www.ultrazohm.com</a>
Date: 11.03.2021
Sheet 34 of 36



1

2

3

4

A

A

B

B

C

C

D

D

1

2

3

4

1

2

3

4

A

A

B


B


C

C

D

D







Title GTR_crossover.schdoc			
Revision: 04	Design Engineer: A. Geiger & E. Liegmann		<a href="http://www.ultrazohm.com">www.ultrazohm.com</a>
Project: UltraZOhm_CarrierBoard.PrjPcb			Date: 11.03.2021 Sheet 35 of 36

1

2



3

4



Config Pin 15 is high, so PHY address = 1  
 PHY is connected to GEM3 of Zynq via RGMII  
 MDIO is directly connected with GEM3 of Zynq.  
 This design is taken 1-1 from Trezz TEBF0808.

In addition, the MDIO Bus is shared with other PHY; by  
 de-soldering Resistors R240 and R241 the other PHY can  
 be disconnected from the Bus.



Title ETH-PHY.SchDoc		UltraZohm <a href="http://www.ultrazohm.com">www.ultrazohm.com</a>	
Revision: 04	Design Engineer: A. Geiger & E. Liegmann		
Project: UltraZohm_CarrierBoard.PrjPcb		Date: 11.03.2021	
		Sheet 32 of 36	



A

A

B



B

C







C


D


D



Config Pin 15 is low, so PHY address = 0  
 PHY is connected to GEM2 of Zynq via SGMII  
 MDIO is shared with GEM3 of Zynq. Resistors R240 and R241 need to be soldered with OR to be connected to the MDIO Bus



Title ETH-PHY_SGMIL.SchDoc		
Revision: 04	Design Engineer: A. Geiger & E. Liegmann	
Project: UltraZohm_CarrierBoard.PrjPcb		
		<a href="http://www.ultrazohm.com">www.ultrazohm.com</a> Date: 11.03.2021 Sheet 33 of 36



Title Block_Diagram.SchDoc	
Revision: 04	Design Engineer: A. Geiger & E. Liegmann
Project: UltraZOhm_CarrierBoard.PrjPcb	

**UltraZohm**  
[www.ultrazohm.com](http://www.ultrazohm.com)  
 Date: 11.03.2021  
 Sheet 36 of 36